DESIGNING and ANALYSIS of GATES BASED on ADIABATIC LOGIC

  • Shelly Nandal Deenbandhu Chhotu Ram University of Science & Technology , Murthal , Sonepat , Haryana , India.
  • Manoj Duhan Professor, Deenbandhu Chhotu Ram University of Science & Technology, Murthal, Sonepat, Haryana, India
Keywords: Power dissipation, CMOS (Complimentary Metal-Oxide Semiconductor), Adiabatic, Switching logic, Inverter, NAND, NOR, VLSI (Very Large Scale Integration), LSI (Large Scale Integration), LPHS (Low Power High Speed).

Abstract

Due to various advantages, CMOS are being widely used in designing of LSI(Large Scale Integration) & VLSI(Very Large Scale Integration).However there are some other sources present in CMOS which are responsible for the power dissemination that can be pigeonholed as follows: Dynamic Power Consumption, Short Circuit Currents, Leakage Current.To reduce this power consumption another CMOS logic family called the adiabatic switching logic based on adiabatic switching principle. The adiabatic logic structure significantly decreases the power scattering. The switching technique puts forward a methodology to reuse the energy put away in the load capacitors as opposed to the conventional method which used to release the energy of capacitors into the ground and squandering this energy.Presnt paper discusses the standards of adiabatic logic, its arrangement and classification of different adiabatic logic circuits. An endeavor has been made in this paper to change 2PASCL (Two Phase adiabatic Static CMOS Logic) adiabatic logic circuit by replacing the MOS diode with simple PN diode which decreases the impact of Capacitances at high  clock frequency.

Downloads

Download data is not yet available.

Author Biographies

Shelly Nandal, Deenbandhu Chhotu Ram University of Science & Technology , Murthal , Sonepat , Haryana , India.
Electronics & Communication Engineering Department and Student
Manoj Duhan, Professor, Deenbandhu Chhotu Ram University of Science & Technology, Murthal, Sonepat, Haryana, India
Electronics & Communication Engineering Department and Professor

References

A.B Lotti and R.S Aletti, “Ultralow- Power Adiabatic Circuit Semi-CustomDesign,†IEEE Transactions on VLSI Systems, vol. 12, no. 11,. 1248-1253, November 2004

A.G.Dickinson and J.S.Denker,(1995) "Adiabatic Dynamic Logic,"IEEE Journal of Solid-state Circuits, Vol. 30 No.3, 311- 315.

A.P. Chandrakasan,S.Sheng, and R.W.Brodersen, “Low PowerCMOS Digital Design,†IEEE Journal of Solid-state Circuits, Vol. 27, No. 04,.473-484, April 1999.

D Ragan,M Aksimovic´, G.Vojin,Oklobdžija, Borivoje Nikolic´and K.Wayne Current, “Clocked CMOS Adiabatic Logic with IntegratedSingle-Phase Power-Clock Supply,†IEEE Transactions on VLSI Systems, Vol.08, No. 04,. 460-463, August 2000

Gaurav Singh, Ravi Kumar, Manoj Kumar Sharma, “Comparative Analysis of Conventional CMOS and Energy Efficient Adiabatic Logic Circuitsâ€, International Journal of Emerging Technology and Advanced Engineering (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 9, September 2013).

J. Fischer, E. Amirante, A. B. Stoffi, and D. S. Landsiedel, (2004), “Improving the positive feedback adiabatic logic family,†in Advances in Radio Science,. 221–225.

J. S. Denker, “A review of adiabatic computing,†in Proc. of the Symposium on Low Power Electronics,1994, 94-97

Nikunj R.Patel and Sarman k Hadia, “Adiabatic Logic for Low Power Application using Design 180nm Technologyâ€,International Journal of Computer Trends and Technology,Vol 4, No-4,April 2013.

Priti Sindhu, “Design And Analysis of Adiabatic Flip-Flops.â€,2012-2014.

Samik Samanta, Rajat Mahapatra, Ashis Kumar Mal,â€Efficient Energy Recovery Logic: Study and Implementationâ€, International Journal of Advanced Research in Electrical,Electronics and Instrumentation Engineering, Vol. 2, Issue 9, September 2013

Sanjeev Rai, Govind Krishan Pal, Ram Awadh Mishra and Sudarshan Tiwari, “ Design & Analysis of a charge Re-cycle Based Novel LPHS Adiabatic Logic Circuits for Low Power Applicationsâ€, International Journal of VLSI design & Communication Systems, Vol-3, No-5, October 2012.

Shelly Nandal and Manoj Duhan, “Study Of Adiabatic Switching Principle For Lowering The Power Consumption In CMOS Circuitsâ€, NCAECT, January 2015.

Viplove Kumar, “Performance Analysis of Different CMOS Full Adder Circuits Based on Various Parameters for Low Voltage VLSI Designâ€, 2012-2014.

Poonam, Manoj Duhan and Himanshi Saini, “Design of Two Stage Op-amp†, International Journal of Advanced Trends in Computer Science & Engineering, Volume 2, No. 3 ,2013.

Published
2015-10-12
How to Cite
Nandal, S., & Duhan, M. (2015). DESIGNING and ANALYSIS of GATES BASED on ADIABATIC LOGIC. Bulletin of Advanced Scientific Research, 1(4), 120-123. Retrieved from http://asdpub.com/index.php/basr/article/view/118
Section
Original Articles

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.